

Ministry of Higher Education & Scientific Research

University of Technology Laser& optoelectronic Engineering Department



8085 instruction set

Logical instruction Control instruction Branch instruction

8085 instruction set Logical instruction


Opcode CMP Compare register or memory with accumulator	<u>Operand</u> R M	Description The contents of the operand (register or memory) are compared with the contents of the accumulator. Both contents are preserved . The result of the comparison is shown by setting the flags of the PSW as follows: if (A) < (reg/mem): carry flag is set if (A) = (reg/mem): zero flag is set if (A) > (reg/mem): carry and zero flags are reset Example: CMP B or CMP M
CPI Compare immediate with accumulator	8-bit data	The second byte (8-bit data) is compared with the contents of the accumulator. The values being compared remain unchanged. The result of the comparison is shown by setting the flags of the PSW as follows: if (A) < data: carry flag is set if (A) = data: zero flag is set if (A) > data: carry and zero flags are reset Example: CPI 89H
ANA Logical AND register or memory with accumulator	R M	The contents of the accumulator are logically ANDed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set. Example: ANA B or ANA M
ANI Logical AND immediate with accumulator	8-bit data	The contents of the accumulator are logically ANDed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set. Example: ANI 86H

XRA Exclusive OR register or memory with accumulator	R M	The contents of the accumulator are Exclusive ORed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: XRA B or XRA M
XRI Exclusive OR immediate with accumulator	8-bit data	The contents of the accumulator are Exclusive ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: XRI 86H
ORA Logical OR register or memory with accumulator	R M	The contents of the accumulator are logically ORed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: ORA B or ORA M
ORI Logical OR immediate with accumulator	8-bit data	The contents of the accumulator are logically ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of theoperation. CY and AC are reset. Example: ORI 86H
RLC Rotate accumulator left	none	Each binary bit of the accumulator is rotated left by one position. Bit D7 is placed in the position of D0 as well as in the Carry flag. CY is modified according to bit D7. S, Z, P,AC are not affected. Example: RLC
RRC Rotate accumulator right	none	Each binary bit of the accumulator is rotated right by one position. Bit D0 is placed in the position of D7 as well as in the Carry flag. CY is modified according to bit D0. S, Z, P,AC are not affected. Example: RRC
RAL	none	Each binary bit of the accumulator is rotated left

Rotate accumulator left through carry		by one position through the Carry flag. Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0. CY is modified according to bit D7. S, Z, P, AC are not affected. Example: RAL
RAR Rotate accumulator right through carry	none	Each binary bit of the accumulator is rotated right by one position through the Carry flag. Bit D0 is placed in the Carry flag, and the Carry flag is placed in the most significant position D7. CY is modified according to bit D0. S, Z, P, ACare not affected. Example: RAR
CMA Complement accumulator	none	The contents of the accumulator are complemented. No flags are affected. Example: CMA
CMC Complement carry	none	The Carry flag is complemented. No other flags are affected. Example: CMC
STC Set Carry	none	The Carry flag is set to 1. No other flags are affected. Example: STC

Control instruction

<u>Opcode</u> NOP No operation	<u>Operand</u> none	Description No operation is performed. The instruction is fetched and decoded. However no operation is executed. Example: NOP
HLT Halt and enter wait state	none	The CPU finishes executing the current instruction and halts any further execution. An interrupt or reset is necessary to exit from the halt state. Example: HLT
DI Disable interrupts	none	The interrupt enable flip-flop is reset and all the interrupts except the TRAP are disabled. No flags are affected.Example: D
El Enable	none	The interrupt enable flip-flop is set and all interrupts are enabled. No flags are affected. After a system



- □ SOD—Serial Output Data: Bit D_7 of the accumulator is latched into the SOD output line and made available to a serial peripheral if bit $D_6 = 1$.
- □ SDE Serial Data Enable: If this bit = 1, it enables the serial output. To implement serial output, this bit needs to be enabled.
- □ XXX Don't Care
- R7.5—Reset RST 7.5: If this bit = 1, RST 7.5 flip-flop is reset. This is an additional control to reset RST 7.5.
- \square MSE Mask Set Enable: If this bit is high, it enables the functions of bits D₂, D₁, D₀. This is a master control over all the interrupt masking bits. If this bit is low, bits D₂, D₁, and D₀ do not have any effect on the masks.
- \square M7.5 $D_2 = 0$, RST 7.5 is enabled.
 - = 1, RST 7.5 is masked or disabled.
- \square M6.5—D₁ = 0, RST 6.5 is enabled.
 - = 1, RST 6.5 is masked or disabled.
- \square M5.5—D₀ = 0, RST 5.5 is enabled.
 - = 1, RST 5.5 is masked or disabled.

BRANCHING INSTRUCTIONS

<u>Opcode</u> JMP Jump unconditionally	Operand 16-bit address	Description The program sequence is transferred to the memory locationspecified by the 16-bit address given in the operand. Example: JMP 2034H or JMP XYZ
Jump conditionally	16-bit address	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Example: JZ 2034H or JZ XYZ

Opcode JC	Description Jump on Carry	Flag Status CY = 1
JNC	Jump on no Carry	CY = 0
JP	Jump on positive	S = 0
JM	Jump on minus	S = 1
JZ	Jump on zero	Z = 1
JNZ	Jump on no zero	Z = 0
JPE	Jump on parity even	P = 1
JPO	Jump on parity odd	P = 0

CALL 16-bit Unconditional address subroutine call	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand. Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack. Example: CALL 2034H or CALL XYZ
Call 16-bit conditionally address	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Before the transfer, the address of the next instruction after the call (the contents of the program counter) is pushed onto the stack. Example: CZ 2034H or CZ XYZ
OpcodeDescriptionCCCall on CarryCNCCall on no CarryCPCall on positiveCMCall on positiveCZCall on minusCZCall on zeroCNZCall on no zeroCPECall on parity everCPOCall on parity odd	Flag Status CY = 1 CY = 0 S = 0 S = 1 Z = 1 Z = 0 P = 1 P = 0
RET none Return from subroutine unconditionally	The program sequence is transferred from the subroutine to the calling program. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address. Example: RET
Return from none	The program sequence is transferred from the

Return from none The program sequence is transferred from the subroutine conditionally The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address. Example: RZ

Opcode	Description	Flag Status
RC	Return on Carry	CY = 1
RNC	Return on no Carry	CY = 0
RP	Return on positive	S = 0
RM	Return on minus	S = 1
RZ	Return on zero	Z = 1
RNZ	Return on no zero	Z = 0
RPE	Return on parity even	P = 1
RPO	Return on parity odd	P = 0

PCHLnoneThe contents of registers H and L are copiedLoad programinto the program counter. The contents of H arecounter withplaced as the high-order byte and the contentsHL contentsof L as the low-order byte.Example: PCHL

RST 0-7 The RST instruction is equivalent to a 1-byte Restart call instruction to one of eight memory locations depending upon the number. The instructions are generally used in conjunction with interrupts and inserted using external hardware. However these can be used as software instructions in a program to transfer program execution to one of the eight locations. The addresses are: Instruction Restart Address RST 0 0000H RST 1 0008H RST 2 0010H RST 3 0018H RST 4 0020H RST 5 0028H RST 6 0030H RST 7 0038H The 8085 has four additional interrupts and these interrupts generate RST instructions internally and thus do not require any external hardware. These instructions and their Restart addresses are: Interrupt Restart Address **TRAP 0024H** RST 5.5 002CH RST 6.5 0034H RST 7.5 003CH