

UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 1: Digital Concepts: 2024-Sep-22

Lecture Outline

- 1. Aim of the course
- 2. Number System (Decimal VS Binary)
- **3. Counting in Binary**
- 4. Conversions
- 5. HW

Aim of the Course

Study the following general topics

- 1. Number Systems
- 2. Arithmetic Operations
- 3. Logic Gates
- 4. Boolean Algebra
- 5. Logic Simplification
- 6. Combinational Logic Analysis
- 7. Function of combinational logic
- 8. Latches, Flip-Flops, Timers

9. Counters10. Shift Registers11. Memory

Analog VS Digital Signal



Types of electronic devices or instruments:

- Analog
- Digital
- Combination analog and digital



- A. The conventional numbering system uses ten digits: 0,1,2,3,4,5,6,7,8, and 9.
- B. The binary numbering system uses just two digits: **0** and **1**.
- C. The two binary digits are designated **0** and **1**
- D. They can also be called LOW and HIGH, where LOW = 0 and HIGH = 1



(a) Positive-going pulse

(b) Negative-going pulse



Digital Pulse

Major parts of a digital pulse

- 1. Base line
- 2. Amplitude
- 3. Rise time (t_r)
- 4. Pulse width (t_w)
- 5. Fall time (t_f)

$$f = \frac{1}{T}$$

Duty cycle = $\left(\frac{t_{W}}{T}\right) 100\%$



t_w = pulse width

- T = period of the waveform
- f = frequency of the waveform

Example 1



Logic Gates

There are only three basic logic operations:



NOT Gate Operation

input is LOW, output is HIGH input is HIGH, output is LOW



The output logic level is always opposite the input logic level.

AND Gate Operation

When any input is LOW, the output is LOW When both inputs are HIGH, the output is HIGH



OR Gate Operation

When any input is HIGH, the output is HIGH

When both inputs are LOW, the output is LOW



Decimal Numbers

The decimal number system has ten digits:

0, 1, 2, 3, 4, 5, 6, 7, 8, and 9

The decimal numbering system has a base of 10 with each position weighted by a factor of 10:

Binary Numbers

The binary number system has two digits: 0 and 1

The binary numbering system has a base of 2 with each position weighted by a factor of 2:

POSITIVE POWERS OF TWO (WHOLE NUMBERS)							NEGATIVE POWERS OF TWO (FRACTIONAL NUMBER)							
2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶
256	128	64	32	16	8	4	2	1	1/2	1/4	1/8	1/16	1/32	1/64
									0.5	0.25	0.125	0.0625	0.03125	0.015625

Sum of Weight



Conversions

Convert the binary whole number 1101101 to decimal.

Determine the weight of each bit that is a 1, and then find the sum of the weights to get the decimal number.

Weight: $2^{6} 2^{5} 2^{4} 2^{3} 2^{2} 2^{1} 2^{0}$ Binary number: 1 1 0 1 1 0 1 1101101 = $2^{6} + 2^{5} + 2^{3} + 2^{2} + 2^{0}$ = 64 + 32 + 8 + 4 + 1 = 109

Conversions

Convert the fractional binary number 0.1011 to decimal.

Determine the weight of each bit that is a 1, and then sum the weights to get the decimal fraction.

Weight:
$$2^{-1} \ 2^{-2} \ 2^{-3} \ 2^{-4}$$

Binary number: $0.1 \ 0 \ 1 \ 1$
 $0.1011 = 2^{-1} + 2^{-3} + 2^{-4}$
 $= 0.5 + 0.125 + 0.0625 = 0.6875$

Conversions

Convert the following decimal numbers to binary:

(a) 12 (b) 25 (c) 58 (d) 82

(a) $12 = 8 + 4 = 2^3 + 2^2 \longrightarrow 1100$

(b) $25 = 16 + 8 + 1 = 2^4 + 2^3 + 2^0 \longrightarrow 11001$

(c) $58 = 32 + 16 + 8 + 2 = 2^5 + 2^4 + 2^3 + 2^1 \longrightarrow 111010$

(d) $82 = 64 + 16 + 2 = 2^6 + 2^4 + 2^1 \longrightarrow 1010010$

Addition in Binary Rules

Sum of 0 with a carry of 0 A 0 + 0 = 0B 0 + 1 = 1Sum of 1 with a carry of 0 Sum of 1 with a carry of 0 C 1 + 0 = 1Sum of 0 with a carry of 1 D 1 + 1 = 10E 1+1+1 = 11Sum of 1 with a carry of 1

Addition in Binary Examples

Add the following binary numbers:

(a) 11 + 11 (b) 100 + 10 (c) 111 + 11 (d) 110 + 100

The equivalent decimal addition is also shown for reference.

(a)	11	3	(b) 100	4	(c) 111	7	(d) 110	6
	<u>+11</u>	+3	+10	<u>+2</u>	+ 11	<u>+3</u>	+100	+4
	110	6	110	6	1010	10	1010	10

Subtraction in Binary Rules

0 - 0 = 0 1 - 1 = 0 1 - 0 = 110 - 1 = 1 0 - 1 with a borrow of 1

Subtraction in Binary Example Perform the following binary subtractions: (a) 11 - 01 (b) 11 - 10(a) (b)11 3 11 -0110 -110

1's complement



2's complement



Home Work (Due date 08-10-2024)

- Prepare a report on Digital gates applications in Laser Engineering (3 Pages)
- 2. Solve the following questions
 - A. Convert the number 1011.10011 to decimal
 - B. Convert the number 11 to binary
 - C. Add $10_2 + 100_{10}$ and write the result both in binary and decimal
 - D. Subtract $1010_2 10_{10}$ and write the result both in binary and decimal



References: Scan QR







UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 2: Number System Arithmetic : 2024-Oct-06

Lecture Outline

- **1. Decimal to binary conversion methods**
- 2. Binary Multiplication and Division
- **3. Signed Binary Numbers**
- 4. Hexadecimal Numbers: Conversion and Arithmetic
- 5. Octal Numbers
- 6. HW

Decimal and Binary Representation

DECIMAL NUMBER	10	BINARY	NUMBER	
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Repeated Division-by-2 Method

A systematic method of converting whole numbers from decimal to binary is the *repeated division-by-2* process. For example, to convert the decimal number 12 to binary, begin by dividing 12 by 2. Then divide each resulting quotient by 2 until there is a 0 whole-number quotient. The **remainders** generated by each division form the binary number. The first remainder to be produced is the LSB (least significant bit) in the binary number, and the last remainder to be produced is the MSB (most significant bit). This procedure is shown in the following steps for converting the decimal number 12 to binary.

Convert the following decimal numbers to binary: (a) 19 (b) 45



Repeated Multiplication by 2 As you have seen, decimal whole numbers can be converted to binary by repeated division by 2. Decimal fractions can be converted to binary by repeated multiplication by 2. For example, to convert the decimal fraction 0.3125 to binary, begin by multiplying 0.3125 by 2 and then multiplying each resulting fractional part of the product by 2 until the fractional product is zero or until the desired number of decimal places is reached. The carry digits, or **carries**, generated by the multiplications produce the binary number. The first carry produced is the MSB, and the last carry is the LSB. This procedure is illustrated as follows:



or stop when the fractional part is all zeros.


Binary Multiplication and Division

$0 \times 0 = 0$ $1 \times 0 = 0$ $0 \times 1 = 0$ $1 \times 1 = 1$

Perform the following binary multiplications:

(a) 11×11 (b) 101×111





Signed Binary Numbers

Digital systems, such as the computer, must be able to handle both positive and negative numbers. A signed binary number consists of both sign and magnitude information. The sign indicates whether a number is positive or negative, and the magnitude is the value of the number. There are three forms in which signed integer (whole) numbers can be represented in binary: sign-magnitude, 1's complement, and 2's complement. Of these, the 2's complement is the most important and the sign-magnitude is the least used. Noninteger and very large or small numbers can be expressed in floating-point format.



Single-Precision Floating-Point Binary Numbers In the standard format for a single-precision binary number, the sign bit (S) is the left-most bit, the exponent (E) includes the next eight bits, and the mantissa or fractional part (F) includes the remaining 23 bits, as shown next.

<	3	32 bits 🔶 🔪
S	Exponent (E)	Mantissa (fraction, F)
l bit	8 bits	23 bits

Number =
$$(-1)^{S}(1 + F)(2^{E-127})$$

Convert the decimal number 3.248×10^4 to a single-precision floating-point binary number.

Convert the decimal number to binary.

 $3.248 \times 10^4 = 32480 = 111111011100000_2 = 1.11111011100000 \times 2^{14}$

The MSB will not occupy a bit position because it is always a 1. Therefore, the mantissa is the fractional 23-bit binary number 1111101110000000000000000 and the biased exponent is

```
14 + 127 = 141 = 10001101_2
```

The complete floating-point number is



Hexadecimal Numbers

DECIMAL	BINARY	HEXADECIMAL
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	А
11	1011	В
12	1100	С
13	1101	D
14	1110	Е
15	1111	F

Convert the following binary numbers to hexadecimal:

(a) 1100101001010111 (b) 111111000101101001

(a) 1100101001010111 $\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$ C A 5 7 = CA57₁₆
(b) 00111111000101101001 $\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$ 3 F 1 6 9 = 3F169₁₆

Two zeros have been added in part (b) to complete a 4-bit group at the left.



In part (a), the MSB is understood to have three zeros preceding it, thus forming a 4bit group. Convert the following hexadecimal numbers to decimal: (a) $1C_{16}$ (b) $A85_{16}$

Remember, convert the hexadecimal number to binary first, then to decimal.

(a) 1 C

$$\downarrow$$
 \downarrow \downarrow
 $00011100 = 2^4 + 2^3 + 2^2 = 16 + 8 + 4 = 28_{10}$
(b) A 8 5
 \downarrow \downarrow \downarrow \downarrow
 $101010000101 = 2^{11} + 2^9 + 2^7 + 2^2 + 2^0 = 2048 + 512 + 128 + 4 + 1 = 2693_{10}$

Convert the following hexadecimal numbers to decimal:

(a) $E5_{16}$ (b) $B2F8_{16}$

Recall from Table 2–3 that letters A through F represent decimal numbers 10 through 15, respectively.

(a) $E5_{16} = (E \times 16) + (5 \times 1) = (14 \times 16) + (5 \times 1) = 224 + 5 = 229_{10}$

(b) $B2F8_{16} = (B \times 4096) + (2 \times 256) + (F \times 16) + (8 \times 1)$ = $(11 \times 4096) + (2 \times 256) + (15 \times 16) + (8 \times 1)$ = $45,056 + 512 + 240 + 8 = 45,816_{10}$ Convert the decimal number 650 to hexadecimal by repeated division by 16.

Hexadecimal remainder



Add the following hexadecimal numbers:

- (a) $23_{16} + 16_{16}$ (b) $58_{16} + 22_{16}$ (c) $2B_{16} + 84_{16}$ (d) $DF_{16} + AC_{16}$
- (a) 23_{16} right column: $3_{16} + 6_{16} = 3_{10} + 6_{10} = 9_{10} = 9_{16}$ $+16_{16}$ left column: $2_{16} + 1_{16} = 2_{10} + 1_{10} = 3_{10} = 3_{16}$ 39_{16}
- (b) 58_{16} right column: $8_{16} + 2_{16} = 8_{10} + 2_{10} = 10_{10} = A_{16}$ $+ 22_{16}$ left column: $5_{16} + 2_{16} = 5_{10} + 2_{10} = 7_{10} = 7_{16}$ $7A_{16}$
- (c) $2B_{16}$ right column: $B_{16} + 4_{16} = 11_{10} + 4_{10} = 15_{10} = F_{16}$ $+ 84_{16}$ left column: $2_{16} + 8_{16} = 2_{10} + 8_{10} = 10_{10} = A_{16}$ AF_{16}
- (d) DF_{16} right column: $F_{16} + C_{16} = 15_{10} + 12_{10} = 27_{10}$ $\frac{+ AC_{16}}{18B_{16}}$ $27_{10} - 16_{10} = 11_{10} = B_{16}$ with a 1 carry left column: $D_{16} + A_{16} + 1_{16} = 13_{10} + 10_{10} + 1_{10} = 24_{10}$ $24_{10} - 16_{10} = 8_{10} = 8_{16}$ with a 1 carry



Subtract the following hexadecimal numbers:

(a) $84_{16} - 2A_{16}$ (b) $C3_{16} - 0B_{16}$ (a) $2A_{16} = 00101010$ 2's complement of $2A_{16} = 11010110 = D6_{16}$ (using Method 1) 8416 $\frac{+ D6_{16}}{\cancel{1}5A_{16}}$ Add Drop carry, as in 2's complement addition The difference is $5A_{16}$. **(b)** $0B_{16} = 00001011$ 2's complement of $0B_{16} = 11110101 = F5_{16}$ (using Method 1) C3₁₆ $+ F5_{16}$ Add 1B816 Drop carry

The difference is $\mathbf{B8}_{16}$.

Octal Numbers

OCTAL DIGIT	0	1	2	3	4	5	6	7
BINARY	000	001	010	011	100	101	110	111

Coi	nvert each of the	following binar	y num	bers to octal:		
(a)	110101 (b)	101111001	(c) 1	100110011010	(d)	11010000100
(a)	$\begin{array}{c} \underline{110101} \\ \downarrow & \downarrow \\ 6 & 5 = 65_8 \end{array}$	(b)	$\begin{array}{c}10111\\\downarrow\\5\end{array}$	$ \begin{array}{c} 11001\\ \downarrow \downarrow\\ 7 1 = 571_8 \end{array} $		
(c)	$\begin{array}{c} \underline{100110011010}\\ \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow\\ 4 6 3 2 = \end{array}$	(d) 4632 ₈	$\begin{array}{c} 01101 \\ \downarrow \\ 3 \end{array}$	$\begin{array}{c} 10000100\\ \hline 1 \\ \hline 2 \\ 0 \\ \end{array} \begin{array}{c} 0 \\ \hline 4 \\ \end{array} = 3204_8 \end{array}$		

Convert each octal number to decimal: (a) 14_8 (b) 53_8 (c) 67_8 (d) 174_8

Add the binary numbers:

(a) 10 + 10(b) 10 + 11(d) 111 + 101(e) 1111 + 111

(Due date (c) 100 + 11 (f) 1111 + 1111 (f) 1111 + 1111

Convert each decimal fraction to binary using the sum-of-weights method: (a) 0.26 (b) 0.762 (c) 0.0975

Convert each binary number to decimal:

- (a) 110011.11
- (**d**) 1111000.101
- (**g**) 1011010.1010

(b) 101010.01
(e) 1011100.10101
(h) 111111111111

(c) 1000001.111(f) 1110001.0001

Home Work



UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 3: Logic Gates and their Applications: 2024-Oct-13

Lecture Outline

- 1. NOT GATE
- 2. AND GATE
- 3. OR GATE
- 4. NAND GATE
- 5. NOR GATE
- 6. XOR GATE
- 7. XNOR GATE

- Writing Boolean Expression
 IC
- **10.Datasheet**

11.HW

NOT GATE



INPUT	OUTPUT
LOW (0)	HIGH (1)
HIGH (1)	LOW (0)







AND GATE



OUTPUT INPUTS X B Α 0 0 0 0 0 0 0 1 1 = HIGH, 0 = LOW

$$X = AB$$

For two input variables: $N = 2^2 = 4$ combinations For three input variables: $N = 2^3 = 8$ combinations For four input variables: $N = 2^4 = 16$ combinations

AND GATE

$$A = AB = AB = AB = ABC = ABC = ABC = ABC = ABCD$$

	INPUTS		OUTPUT
A	В	С	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

AND GATE



A simple seat belt alarm circuit using an AND gate.



OR GATE



INPUTS		OUTPUT	
Α	В	X	
0	0	0	
0	1	1	
1	0	1	
1	1	1	



0 + 0 = 00 + 1 = 11 + 0 = 11 + 1 = 1

$$X = A + B$$

OR GATE



A simplified intrusion detection system using an OR gate.



NAND GATE





X = AB

		UUIPUI
A	В	~
0	0	1
0	1	1
1	0	1
1	1	0



NAND GATE



NOR GATE



INP	UTS	OUTPUT
A	В	X
0	0	1
0	1	0
1	0	0
1	1	0



X = A + B



NOR GATE



NOR GATE



XOR GATE



 $\mathbf{X} = \mathbf{A} \oplus \mathbf{B}$



INPUTS		OUTPUT
A	В	X
0	0	0
0	1	1
1	0	1
1	1	0
en e		and the second

 $\mathbf{X} = \mathbf{A}\mathbf{B} + \mathbf{A}\mathbf{B}$



XNOR GATE



INP	UTS	OUTPUT
A	В	X
0	0	1
0	1	0
1	0	0
1	1	1

$$\mathbf{X}^{\mathsf{T}} = (\overline{A \oplus B}) = (A \cdot B + \overline{A} \cdot \overline{B})$$


Writing Boolean Expression





DATASHEET

QUAD 2-INPUT NAND GATE

· ESD > 3500 Volts

SN54/74LS00

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SN54/74LS00					
QUAD 2-INPU LOW POWEI	T NAND GATE R SCHOTTKY				
	J SUFFIX CERAMIC CASE 632-08				
	N SUFFIX PLASTIC CASE 646-06				
14 555555E	D SUFFIX SOIC CASE 751A-02				
ORDERING I SN54LSXXJ SN74LSXXN SN74LSXXD	NFORMATION Ceramic Plastic SOIC				



		Limits							
Symbol	Parameter	Min Typ M	Max	Unit	Test Conditions				
VIH	Input HIGH Voltage		2.0			v	Guaranteed In All Inputs	put HIGH Voltage for	
V.,	Input I OW Voltage	54			0.7	v	Guaranteed In	put LOW Voltage for	
• 112	Input LOW Younge	74			0.8	ľ	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
V _{OH} 0	Ourset HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or V_{IL} per Truth Table		
	Ouput mon voitage	74	2.7	3.5		v			
v	Ouput LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _I	
• OL		74		0.35	0.5	v	I _{OL} = 8.0 mA	or VIII per Truth Table	
Lu	I _{IH} Input HIGH Current				20	μA	V _{CC} = MAX,	V _{IN} = 2.7 V	
*IH					0.1	mA	V _{CC} = MAX,	V _{IN} = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, I	N = 0.4 V	
los	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current Total, Output HIGH				1.6	mA	V _{CC} = MAX		
	Total, Output LOW				4.4				

NOTE 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
1PLH	Turn-Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V
tPHL	Turn-On Delay, Input to Output		10	15	ns	$C_{L} = 15 \text{ pF}$

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	v
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
IOL	Output Current Low	54 74			4.0 8.0	mA



1

DRAW THE OUTPUT TIMING DIAGRAM

2









6





UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 4: Boolean Algebra and Logic Simplification : 2024-Oct-20

Lecture Outline

- 1. Boolean Algebra
- 2. DeMorgan's Theorems
- 3. SOP & POS & Truth Table
- 4. K-Map
- 5. HW

Simple properties

$$A + B = B + A$$

 $A + (B + C) = (A + B) + C$
 $A(BC) = (AB)C$

A(B + C) = AB + AC



Boolean Rules

1.A + 0 = A7. $A \cdot A = A$ 8. $A \cdot \overline{A} = 0$ 2.A + 1 = 19. $\overline{\overline{A}} = A$ **3.** $A \cdot 0 = 0$ **4.** $A \cdot 1 = A$ 10. A + AB = A11. A + AB = A + B5. A + A = A**6.** $A + \overline{A} = 1$ 12. (A + B)(A + C) = A + BC

Rules Simplify Logic







De Morgan's Theorems



 $1 \quad XY = X + Y$

X + Y = XY

Augustus De Morgan

Applications of De Morgan's Theorems



EX-2

Apply DeMorgan's theorems to each of the following expressions:

(a) $\overline{(A + B + C)D}$ (b) $\overline{ABC + DEF}$ (c) $A\overline{B} + \overline{CD} + EF$

(a) Let A + B + C = X and D = Y. The expression (A + B + C)D is of the form $\overline{XY} = \overline{X} + \overline{Y}$ and can be rewritten as

ANS

$$\overline{(A+B+C)D} = \overline{A+B+C} + \overline{D}$$

Next, apply DeMorgan's theorem to the term A + B + C.

$$\overline{A + B + C} + \overline{D} = \overline{A}\overline{B}\overline{C} + \overline{D}$$

(b) Let ABC = X and DEF = Y. The expression $\overline{ABC} + \overline{DEF}$ is of the form $\overline{X + Y} = \overline{X}\overline{Y}$ and can be rewritten as

$$\overline{ABC + DEF} = (\overline{ABC})(\overline{DEF})$$

Next, apply DeMorgan's theorem to each of the terms ABC and DEF.

$$(\overline{ABC})(\overline{DEF}) = (\overline{A} + \overline{B} + \overline{C})(\overline{D} + \overline{E} + \overline{F})$$

(c) Let $A\overline{B} = X$, $\overline{CD} = Y$, and EF = Z. The expression $A\overline{B} + \overline{CD} + EF$ is of the form $\overline{X + Y + Z} = \overline{X}\overline{Y}\overline{Z}$ and can be rewritten as

$$A\overline{B} + \overline{C}D + EF = (A\overline{B})(\overline{C}D)(\overline{EF})$$

Next, apply DeMorgan's theorem to each of the terms AB, CD, and EF.

 $(\overline{AB})(\overline{CD})(\overline{EF}) = (\overline{A} + B)(C + \overline{D})(\overline{E} + \overline{F})$

Using Boolean algebra techniques, simplify this expression: AB + A(B + C) + B(B + C)

Step 1: Apply the distributive law to the second and third terms in the expression, as follows:

AB + AB + AC + BB + BC

Step 2: Apply rule 7 (BB = B) to the fourth term.

AB + AB + AC + B + BC

Step 3: Apply rule 5 (AB + AB = AB) to the first two terms.

AB + AC + B + BC

Step 4: Apply rule 10 (B + BC = B) to the last two terms.

AB + AC + B

Step 5: Apply rule 10 (AB + B = B) to the first and third terms.

B + AC

Sum of Products (SOP)

AB + ABC $ABC + CDE + \overline{B}C\overline{D}$

Determine the binary values for which the following standard SOP expression is equal to 1:

 $ABCD + A\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}\overline{D}$

The term ABCD is equal to 1 when A = 1, B = 1, C = 1, and D = 1.

 $ABCD = 1 \cdot 1 \cdot 1 \cdot 1 = 1$

The term $A\overline{B}\overline{CD}$ is equal to 1 when A = 1, B = 0, C = 0, and D = 1. $A\overline{B}\overline{CD} = 1 \cdot \overline{0} \cdot \overline{0} \cdot 1 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$

The term \overline{ABCD} is equal to 1 when A = 0, B = 0, C = 0, and D = 0.

 $\overline{A}\overline{B}\overline{C}\overline{D} = \overline{0}\cdot\overline{0}\cdot\overline{0}\cdot\overline{0} = 1\cdot1\cdot1\cdot1 = 1$

The SOP expression equals 1 when any or all of the three product terms is 1.

EX-4

ANS

Product of Sums (POS)

(A + B)(A + B + C) $(\overline{A} + \overline{B} + \overline{C})(C + \overline{D} + E)(\overline{B} + C + D)$ $(A + B)(A + \overline{B} + C)(\overline{A} + C)$

Truth Table Generation from SOP

Develop a truth table for the standard SOP expression $\overline{ABC} + \overline{ABC} + \overline{ABC}$.

	INPUTS	A. A. al	OUTPUT	
Α	В	С	X	PRODUCT TERM
0	0	0	0	
0	0	1	1	$\overline{A}\overline{B}C$
0	1	0	0	a south the
0	1	1	0	-management -
1	0	0	1	$A\overline{B}\overline{C}$
1	0	1	0	A STATISTICS AND
1	1	0	0	
1	1	1	1	ABC

Truth Table Generation from POS

Determine the truth table for the following standard POS expression:

 $(A + B + C)(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + B + \overline{C})(\overline{A} + \overline{B} + C)$

	INPUTS	5	OUTPUT	
Α	В	С	X	SUM TERM
0	0	0	0	(A + B + C)
0	0	1	1	dere waardere
0	1	0	0	$(A + \overline{B} + C)$
0	1	1	0	$(A + \overline{B} + \overline{C})$
1	0	0	1	
1	0	1	0	$(\overline{A} + B + \overline{C})$
1	1	0	0	$(\overline{A} + \overline{B} + C)$
1	1	1	1	

SOP & POS Generation from Truth Table

	INPUTS	OUTPUT	
A	В	С	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$\begin{array}{l}
\begin{array}{c}
011 \longrightarrow \overline{ABC} \\
100 \longrightarrow A\overline{BC} \\
110 \longrightarrow AB\overline{C} \\
111 \longrightarrow ABC
\end{array}$$

$$\begin{array}{c}
X = \overline{ABC} + A\overline{B}\overline{C} + AB\overline{C} + ABC \\
X = \overline{ABC} + AB\overline{C} + AB\overline{C} + ABC
\end{array}$$

$$\begin{array}{c}
000 \longrightarrow A + B + C \\
010 \longrightarrow A + B + C \\
010 \longrightarrow A + \overline{B} + C \\
101 \longrightarrow \overline{A} + B + \overline{C}
\end{array}$$

$$\begin{array}{c}
POS \\
X = (A + B + C)(A + B + \overline{C})(A + \overline{B} + C)(\overline{A} + B + \overline{C})
\end{array}$$

Karnaugh Map (K-Map)





Maurice Karnaugh

4-Input K-Map



Cell Adjacency





Solving 4-Input K-Map



K-Map Rules for SOP

Determine the minimum product term for each group.

- **a.** For a 3-variable map:
 - (1) A 1-cell group yields a 3-variable product term
 - (2) A 2-cell group yields a 2-variable product term
 - (3) A 4-cell group yields a 1-variable term
 - (4) An 8-cell group yields a value of 1 for the expression
- **b.** For a 4-variable map:
 - (1) A 1-cell group yields a 4-variable product term
 - (2) A 2-cell group yields a 3-variable product term
 - (3) A 4-cell group yields a 2-variable product term
 - (4) An 8-cell group yields a 1-variable term
 - (5) A 16-cell group yields a value of 1 for the expression



SOP from K-Map



SOP Minimization Using 3-Input K-Map



Use a Karnaugh map to minimize the following standard SOP expression: $A\overline{B}C + \overline{A}BC + \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C}$

 $\overline{B} + \overline{AC}$

SOP Minimization Using 4-Input K-Map



Truth Table & K-Map



"Don't Care" Condition



POS Mapping Using K-Map


POS Simplification Using K-Map

$$(B+C+D)(A+B+\overline{C}+D)(\overline{A}+B+C+\overline{D})(A+\overline{B}+C+D)(\overline{A}+\overline{B}+C+D)$$



5-Input K-Map

Use a Karnaugh map to minimize the following standard SOP 5-variable expression: $X = \overline{ABCDE} + \overline{ABCDE} +$



Home Work

1- Apply DeMorgan's theorems to the following

$$\overline{(\overline{A+B})(\overline{C+D})(\overline{E+F})(\overline{G+H})}$$

2

Determine the binary values of the variables for which the following standard POS expression is equal to 0:

 $(A + B + C + D)(A + \overline{B} + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})$

3- Which Circuits are Equivalent?



Develop a truth table for each of the SOP expressions: (a) $\overline{AB} + AB\overline{C} + \overline{A}\overline{C} + A\overline{B}C$ (b) $\overline{X} + Y\overline{Z} + WZ + X\overline{Y}Z$

Use a Karnaugh map to reduce each expression to a minimum SOP form:

5 (b) $\overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + ABCD + ABC\overline{D}$ (c) $\overline{A}B(\overline{C}\overline{D} + \overline{C}D) + AB(\overline{C}\overline{D} + \overline{C}D) + A\overline{B}\overline{C}D$

Minimize the following SOP expression using a Karnaugh map: $X = \overline{ABCDE} + \overline{ABCDE} + \overline{ABCDE} + A\overline{BCDE} + A\overline{BCDE} + A\overline{BCDE} + \overline{ABCDE} + \overline{ABCDE}$



UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 5: Combinational Logic Analysis : 2024-Oct-27

Lecture Outline

- **1. Circuit Design**
- 2. Circuit Minimization
- **3. Circuit from Expression**
- 4. Circuit from Truth Table
- 5. Universal NAND Universal NOR
- 6. Multiple Input Timing Diagram
- **7. HW**

Design Problems

Ex-1

In a certain chemical-processing plant, a liquid chemical is used in a manufacturing process. The chemical is stored in three different tanks. A level sensor in each tank produces a HIGH voltage when the level of chemical in the tank drops below a specified point.

Design a circuit that monitors the chemical level in each tank and indicates when the level in any two of the tanks drops below the specified point. Sol



XOR Gate Equivalent Circuit



Circuit from Expression

 $Ex-2 \qquad AB(C\overline{D} + EF)$



Ex-3

$ABC\overline{D} + ABEF$





Circuit from Truth Table



 $X = \overline{ABC} + A\overline{BC} + A\overline{BC}$



Ex-6

Develop a logic circuit with four input variables that will only produce a 1 output when exactly three input variables are 1s.



 $X = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD}$



Ex-7



The expression for the output of the circuit is

$$X = (\overline{A}\overline{B}\overline{C})C + \overline{A}\overline{B}\overline{C} + D$$

Applying DeMorgan's theorem and Boolean algebra,

$$X = (\overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}})C + \overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}} + D$$

$$= AC + BC + CC + A + B + C + D$$

$$= AC + BC + C + A + B + \cancel{C} + D$$

$$= C(A + B + 1) + A + B + D$$

$$X = A + B + C + D$$









Timing Diagram for Combinational Circuit

Ex-8





Ex-9





Home Work

Implement the expression $X = (\overline{A} + \overline{B} + \overline{C})DE$ by using NAND logic.

2- Develop a truth Table for the circuit



3- Minimize the circuit





UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 6: Functions of Combinational Logic 1: 2024-Nov-03

Lecture Outline

- **1. Half Adders**
- 2. Full Adders
- **3. Parallel Binary Adders**
- 4. Cascading
- 5. Comparators
- 6. IC Sets
- **7. HW**





 $C_{\rm out} = {\rm output \ carry}$

A

0

0

1

A and B = input variables (operands)

Half Adder Equivalent Circuit



Full Adder

A	В	C_{in}	Cout	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
$C_{\rm in} = {\rm inj}$	put carry, so	ometimes desig	gnated as CI	
$C_{\rm out} = 0$	utput carry,	sometimes des	signated as CO	
$\Sigma = sum$	1			
A and B	= input var	iables (operan	ds)	



$$C_{\text{out}} = AB + (A \oplus B)C_{\text{in}}$$

$$\Sigma = (A \oplus B) \oplus C_{\rm in}$$

Full Adder Equivalent Circuit



Full Adder Using Two Half Adders




4-bit Binary Adder





T-T for 4-Bit Binary Adder



Use the 4-bit parallel adder truth table to find the sum and output carry for Ex-2 the addition of the following two 4-bit numbers if the input carry (C_{n-1}) is 0: $A_4A_3A_2A_1 = 1100$ and $B_4B_3B_2B_1 = 1100$ For n = 1: $A_1 = 0$, $B_1 = 0$, and $C_{n-1} = 0$. From the 1st row of the table, $\Sigma_1 = \mathbf{0}$ and $C_1 = 0$ For n = 2: $A_2 = 0$, $B_2 = 0$, and $C_{n-1} = 0$. From the 1st row of the table, $\Sigma_2 = \mathbf{0}$ and $C_2 = 0$ For n = 3: $A_3 = 1$, $B_3 = 1$, and $C_{n-1} = 0$. From the 4th row of the table, $\Sigma_3 = 0$ and $C_3 = 1$ For n = 4: $A_4 = 1$, $B_4 = 1$, and $C_{n-1} = 1$. From the last row of the table, $\Sigma_4 = 1$ and $C_4 = 1$

 C_4 becomes the output carry; the sum of 1100 and 1100 is 11000.

Cascading of four 4-bit adders to form a 16-bit adder







Show how two 74LS283 adders can be connected to form an 8-bit parallel adder. Show output bits for the following 8-bit input numbers:

 $A_8A_7A_6A_5A_4A_3A_2A_1 = 10111001$ and $B_8B_7B_6B_5B_4B_3B_2B_1 = 10011110$

$\Sigma_9 \Sigma_8 \Sigma_7 \Sigma_6 \Sigma_5 \Sigma_4 \Sigma_3 \Sigma_2 \Sigma_1 = 101010111$





Comparators



Ex-4: Compare the following two 2-bit Binary numbers

(a) 10 and 10



(b) 11 and 10



4-bit Comparator Logic Symbol



EX-5 Determine the A = B, A > B, and A < B outputs for the input numbers shown on the comparator in Figure



The number on the A inputs is 0110 and the number on the B inputs is 0011. The A > B output is HIGH and the other outputs are LOW.





EX-6

Use 74HC85 comparators to compare the magnitudes of two 8-bit numbers. Show the comparators with proper interconnections.

Two 74HC85s are required to compare two 8-bit numbers.



Home Work

1 Use 4-bit Binary adder to find 1011+1010 2M

2 Sketch the waveform A=B



3

4M

In the process of checking a 74LS283 4-bit parallel adder, the following voltage levels are observed on its pins: 1-HIGH, 2-HIGH, 3-HIGH, 4-HIGH, 5-LOW, 6-LOW, 7-LOW, 9-HIGH, 10-LOW, 11-HIGH, 12-LOW, 13-HIGH, 14-HIGH, and 15-HIGH. Determine if the IC is functioning properly.

4- Determine the complete Sum





UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 7: Functions of Combinational Logic 2: 2024-Nov-10

Lecture Outline

- 1. Decoders
- 2. Encoders
- **3. Multiplexers**
- 4. Demultiplexers
- 5. 74HC47 IC (BCD/7-SEG)
- 6. HW



A **decoder** is a digital circuit that detects the presence of a specified combination of bits (code) on its inputs and indicates the presence of that code by a specified output level. In its general form, a decoder has n input lines to handle n bits and from one to 2^n output lines to indicate the presence of one or more n-bit combinations



2X4 LINE Decoder



Truth Table for 2X4 Line Decoder

Inp	outs	Outputs								
X1	X2	Y1	Y2	Y3	Y4					
0	0	1	0	0	0					
0	1	0	1	0	0					
1	0	0	0	1	0					
1	1	0	0	0	1					

$$Y_{1} = \overline{X_{1}}\overline{X_{2}}$$
$$Y_{2} = \overline{X_{1}}\overline{X_{2}}$$
$$Y_{3} = \overline{X_{1}}\overline{X_{2}}$$
$$Y_{4} = \overline{X_{1}}\overline{X_{2}}$$

3X8 LINE Decoder



Truth Table for 3X8 Line Decoder

	Inputs		Outputs										
X1	X2	X3	Y1	Y2	Y3	Y4	Y5	Y6	Y 7	Y8			
0	0	0	1	0	0	0	0	0	0	0			
0	0	1	0	1	0	0	0	0	0	0			
0	1	0	0	0	1	0	0	0	0	0			
0	1	1	0	0	0	1	0	0	0	0			
1	0	0	0	0	0	0	1	0	0	0			
1	0	1	0	0	0	0	0	1	0	0			
1	1	0	0	0	0	0	0	0	1	0			
1	1	1	0	0	0	0	0	0	0	1			

$$Y_{1} = \overline{X_{1}X_{2}X_{3}}$$
$$Y_{2} = \overline{X_{1}X_{2}}X_{3}$$
$$Y_{3} = \overline{X_{1}}X_{2}\overline{X_{3}}$$
$$Y_{4} = \overline{X_{1}}X_{2}\overline{X_{3}}$$
$$Y_{5} = X_{1}\overline{X_{2}}\overline{X_{3}}$$
$$Y_{6} = X_{1}\overline{X_{2}}\overline{X_{3}}$$
$$Y_{7} = X_{1}\overline{X_{2}}\overline{X_{3}}$$
$$Y_{8} = X_{1}\overline{X_{2}}\overline{X_{3}}$$



Using the equations below, design a 4X16 line decoder

$$\begin{split} Y_{1} &= \overline{X_{1}X_{2}X_{3}X_{4}} & Y_{2} = \overline{X_{1}X_{2}X_{3}}X_{4} & Y_{3} = \overline{X_{1}X_{2}}X_{3}\overline{X_{4}} & Y_{4} = \overline{X_{1}X_{2}}X_{3}X_{4} \\ Y_{5} &= \overline{X_{1}}X_{2}\overline{X_{3}X_{4}} & Y_{6} = \overline{X_{1}}X_{2}\overline{X_{3}}X_{4} & Y_{7} = \overline{X_{1}}X_{2}X_{3}\overline{X_{4}} & Y_{8} = \overline{X_{1}}X_{2}X_{3}X_{4} \\ Y_{9} &= X_{1}\overline{X_{2}}\overline{X_{3}}\overline{X_{4}} & Y_{10} = X_{1}\overline{X_{2}}\overline{X_{3}}\overline{X_{4}} & Y_{11} = X_{1}\overline{X_{2}}\overline{X_{3}}\overline{X_{4}} & Y_{12} = X_{1}\overline{X_{2}}\overline{X_{3}}X_{4} \\ Y_{13} &= X_{1}X_{2}\overline{X_{3}}\overline{X_{4}} & Y_{14} = X_{1}X_{2}\overline{X_{3}}\overline{X_{4}} & Y_{15} = X_{1}X_{2}X_{3}\overline{X_{4}} & Y_{16} = X_{1}X_{2}X_{3}X_{4} \end{split}$$

Sol

	Inp	uts		Outputs															
X1	X2	X3	X4	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	Y16
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1











Leading zero suppression



Trailing zero suppression





An **encoder** is a combinational logic circuit that essentially performs a "reverse" decoder function. An encoder accepts an active level on one of its inputs representing a digit, such as a decimal or octal digit, and converts it to a coded output, such as BCD or binary. Encoders can also be devised to encode various symbols and alphabetic characters. The process of converting from familiar symbols or numbers to a coded format is called *encoding*.



4 x 2 Line Encoder



Truth Table for 4X2 Line Encoder

	Inp	Outputs				
Y1	Y2	Y3	X1	X2		
0	0	0	1	0	0	
0	0	1	0	0	1	
0	1	0	0	1	0	
1	0	0	0	1	1	

 $X_1 = Y_2 + Y_1$ $X_2 = Y_3 + Y_1$



A **multiplexer (MUX)** is a device that allows digital information from several sources to be routed onto a single line for transmission over that line to a common destination. The basic multiplexer has several data-input lines and a single output line. It also has data-select inputs, which permit digital data on any one of the inputs to be switched to the output line. Multiplexers are also known as **data selectors**


Truth Table for 2X1 Line Multiplexer

Inp	outs	Selector	Output
Α	В	S	Y
1	X	0	Α
Χ	1	1	B

$$Y_1 = A$$

$$Y_2 = B$$

4x1 Multiplexer

 D_3

V



Truth Table for 4X1 Line Multiplexer

	Inp	uts		Sele	ctors	Output
D0	D1	D2	D3	S0	S1	Ζ
0	Χ	Χ	Χ	0	0	\overline{A}
1	Χ	Χ	Χ	0	0	Α
Χ	0	Χ	Χ	0	1	\overline{B}
Χ	1	Χ	Χ	0	1	B
Χ	Χ	0	Χ	1	0	Ē
Χ	Χ	1	Χ	1	0	С
Χ	X	X	0	1	1	\overline{D}
Χ	Χ	Χ	1	1	1	D

$$Y_1 = \overline{A} \qquad Y_2 = A$$
$$Y_3 = \overline{B} \qquad Y_4 = B$$
$$Y_5 = \overline{C} \qquad Y_6 = C$$
$$Y_7 = \overline{D} \qquad Y_8 = D$$

4x1 Multiplexer Symbol



4x1 Multiplexer Timing Diagram



Demultiplexer

A demultiplexer (DEMUX) basically reverses the multiplexing function. It takes digital information from one line and distributes it to a given number of output lines (data distributor).



Truth Table for 1x4 Line Demultiplexer

Inputs	Sele	ector		Output			
ON	S0	S1	D0	D1	D2	D3	
Α	0	0	1	Χ	Χ	Χ	
В	0	1	Χ	1	Χ	Χ	
С	1	0	Χ	Χ	1	Χ	
D	1	1	Χ	Χ	Χ	1	

 $Y_1 = A$ $Y_2 = B$ $Y_3 = C$ $Y_4 = D$





Home Work

1 Design a 1-to-32 line demultiplexer Using Both 1-to-4 10 M and 1-to-8 line demultiplexers

2 Explain the operation of Fig 1H, next slide 6 M





UNIVERSITY OF TECHNOLOGY LASER & OPTOELECTRONICS ENGINEERING DEPARTMENT



DIGITAL ELECTRONICS

Lec. Dr. Taif Alawsi

Lec. 8: Sequential Circuits: 2024-Nov-17

Lecture Outline

- **1.** Flip-Flops
- 2. Counters
- 3. 555 Timer
- 4. Oscillator
- 5. HW

SR & GATED SR







State	S	R	Q	Q'	Description
Set	1	0	0	1	Set Q'>>1
	1	1	0	1	No change
Reset	0	1	1	0	Reset Q'>>0
	1	1	1	0	No change
Invalid	0	0	1	1	Invalid
					Condition





	Inputs		Outputs		
J	Κ	CLK	Q	Q	Comments
0	0	†	Q,	\overline{Q}_0	No change
0	1	1	0	1	RESET
1	0	+	1	0	SET
1	1	†	\overline{Q}_0	Q_0	Toggle

T & D FF



T & D FF

Truth table						
CLK	Т	Q _{next}	Comment			
Rising edge	0	Q	Hold state			
Falling edge	0	Q	Hold state			
Rising edge	1	$\overline{\mathbf{Q}}$	Toggle			
Falling edge	1	Q	No change			

Input	s Out	puts	
D CI	LK Q	Q	Comments
1 1	1	0	SET
0 1	0	1	RESET

 Q_{next} - "after the clock transition" output Q - the current output



 \mathcal{Q}













Frequency Doubler









 Q_A

 Q_B



Four Stage Synchronous Binary Counter





States of a BCD decade counter.

Clock Pulse	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10 (recycles)	0	0	0	0

$$J_{0} = K_{0} = 1$$

$$J_{1} = K_{1} = Q_{0}\overline{Q}_{3}$$

$$J_{2} = K_{2} = Q_{0}Q_{1}$$

$$J_{3} = K_{3} = Q_{0}Q_{1}Q_{2} + Q_{0}Q_{3}$$

A 4 bit Synchronous Decade Counter







Counters Design Steps

STEP 1 Given in the Question



STEP 2: Create the State Table

Present State			Next State		
Q2	Q1	Q0	Q2	Q1	Q0
0	0	0	0	0	1
0	0	1	0	1	1
0	1	1	0	1	0
0	1	0	1	1	0
1	1	0	1	1	1
1	1	1	1	0	1
1	0	1	1	0	0
1	0	0	0	0	0

STEP 3: Each FF Has its own Transition Table

Transition table for a J-K flip-flop.

	Output Trans	Flip-Flop Inputs		
Q_N		Q_N + 1	J	K
0	\longrightarrow	0	0	Х
0	\longrightarrow	1	1	Х
1	\longrightarrow	0	X	1
1	\longrightarrow	1	X	0

 Q_N : present state Q_{N+1} : next state X: "don't care"

We will use only JK FF Memorize this table

STEP 4: Use the Transition Table to find the output

Outputs							
J2	K2	J1	K1	JO	КО		
0	X	0	X	1	X		
0	X	1	X	X	0		
0	X	X	0	X	1		
1	X	X	0	0	X		
X	0	X	0	1	X		
X	0	X	1	X	0		
X	0	0	X	X	1		
X	1	0	X	0	X		

STEP 5: Map the Outputs into K-Map



STEP 6: Find the Equation Using K-Map Minimization Techniques

 $J_0 = Q_2 Q_1 + Q_2 Q_1 = Q_2 \oplus Q_1$ $K_0 = Q_2 Q_1 + Q_2 Q_1 = Q_2 \oplus Q_1$ $J_1 = Q_2 Q_0$ $K_1 = Q_2 Q_0$ $J_2 = Q_1 Q_0$ $K_2 = O_1 O_0$

STEP 7: Build the Counter


555 Timer IC







Monostable Mode







Non-retriggerable



Oscillators (Astable Multivibrators)





A 555 timer configured to run in the astable mode (pulse oscillator) Determine the frequency of the output and the duty cycle.





$$f = \frac{1.44}{(R_1 + 2R_2)C_1} = \frac{1.44}{(2.2 \text{ k}\Omega + 9.4 \text{ k}\Omega)0.022 \,\mu\text{F}} = 5.64 \,\text{kHz}$$

Duty cycle = $\left(\frac{R_1 + R_2}{R_1 + 2R_2}\right)100\% = \left(\frac{2.2 \,\text{k}\Omega + 4.7 \,\text{k}\Omega}{2.2 \,\text{k}\Omega + 9.4 \,\text{k}\Omega}\right)100\% = 59.5\%$

Home Work

- Determine the values of the external resistors for a 555 timer used as an astable multivibrator with an output frequency of 20 kHz, if the external capacitor C is 0.002 μ F and the duty cycle is to be approximately 75%.
- 2 Design A Synchronous counter with JK flip flop 14 M that gives the sequence shown in Fig 1-H

